Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories (PDF) The paper presents a simulation-based test algorithm generation and test scheduling methodology for multi-port memories. The purpose is to minimize the testing time while keeping the test algorithm in a simple and regular format for easy test generation, fault diagnosis, and built-in self-test (BIST) circuit implementation.
SysOpt A system optimization community. News and forums for technology professionals who are obsessed with achieving maximum performance.
