Your source for the most up-to-date terms, definitions, and acronyms for and about internet service providers.
Search for an ISP term
pipeline burst cache
Last modified: Friday, May 25, 2001
A type of memory cache built into many modern DRAM controller and chipset designs. Pipeline burst caches use two techniques - a burst mode that pre-fetches memory contents before they are requested, and pipelining so that one memory value can be accessed in the cache at the same time that another memory value is accessed in DRAM. The purpose of pipeline burst caches is to minimize wait states so that memory can be accessed as fast a possible by the microprocessor.
The term is often abbreviated as PBC.
Cache Transfer Technologies and Timing Describes the factors that directly influence the performance of the level 2 cache, including cache bursting and pipeline burst cache. Also included is information on system timing and a comparison of transfer technology. This page is from "The PC Guide".
